Impact of Heat Treatment on a Hetero-Stacked MoS2/h-BN Field-Effect Transistor
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hyunjin Ji | - |
dc.contributor.author | Hojoon Yi | - |
dc.contributor.author | Huong Thi Thanh Nguyen | - |
dc.contributor.author | Sakong Wonkil | - |
dc.contributor.author | Min-Kyu Joo | - |
dc.contributor.author | Hyun Kim | - |
dc.contributor.author | Seong Chu Lim | - |
dc.date.available | 2019-11-28T06:13:02Z | - |
dc.date.created | 2019-11-18 | - |
dc.date.issued | 2019-10 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.uri | https://pr.ibs.re.kr/handle/8788114/6559 | - |
dc.description.abstract | We investigated device properties before and after heat treatment for a hetero-stacked two-dimensional field-effect transistor (FET). In dual-gated monolayer MoS2 FET using a top h-BN layer and bottom SiO2 substrate, careful but harsh heat treatment is implemented in high vacuum at 200 similar to C for 18 h. Under the top-gate bias sweep, the field-effect mobility increases by similar to 9 times, and the channel carrier density doubles after the treatment. The heat treatment effect is more noticeable in the top-transferred h-BN than in the bottom SiO2 layer, because it leads to homogeneous adhesion between the layers by diminishing the adverse effects of interfacial bubbles or adsorbates. A top-gate dielectric capacitance for h-BN of 55 fF is increased to similar to 70 fF after the treatment, which is comparable to the theoretical value. This indicates that strong capacitive coupling for the top gate is formed, as confirmed by the capacitance-voltage measurement. c. 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. | - |
dc.description.uri | 1 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | Intensive heat treatment | - |
dc.subject | monolayer MoS2 | - |
dc.subject | dual-gate FET | - |
dc.subject | capacitive coupling | - |
dc.subject | interfacial adsorbates | - |
dc.title | Impact of Heat Treatment on a Hetero-Stacked MoS2/h-BN Field-Effect Transistor | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.identifier.wosid | 000489740400015 | - |
dc.identifier.scopusid | 2-s2.0-85077740785 | - |
dc.identifier.rimsid | 70628 | - |
dc.contributor.affiliatedAuthor | Hojoon Yi | - |
dc.contributor.affiliatedAuthor | Huong Thi Thanh Nguyen | - |
dc.contributor.affiliatedAuthor | Sakong Wonkil | - |
dc.contributor.affiliatedAuthor | Hyun Kim | - |
dc.contributor.affiliatedAuthor | Seong Chu Lim | - |
dc.identifier.doi | 10.1109/LED.2019.2936233 | - |
dc.identifier.bibliographicCitation | IEEE ELECTRON DEVICE LETTERS, v.40, no.10, pp.1626 - 1629 | - |
dc.citation.title | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.volume | 40 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 1626 | - |
dc.citation.endPage | 1629 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | HEXAGONAL BORON-NITRIDE | - |
dc.subject.keywordPlus | HETEROSTRUCTURES | - |
dc.subject.keywordPlus | GRAPHENE | - |
dc.subject.keywordPlus | LAYERS | - |
dc.subject.keywordAuthor | Intensive heat treatment | - |
dc.subject.keywordAuthor | monolayer MoS2 | - |
dc.subject.keywordAuthor | dual-gate FET | - |
dc.subject.keywordAuthor | capacitive coupling | - |
dc.subject.keywordAuthor | interfacial adsorbates | - |