Temperature-Dependent Opacity of the Gate Field Inside MoS2 Field-Effect Transistors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hyunjin Ji | - |
dc.contributor.author | Mohan Kumar Ghimire | - |
dc.contributor.author | Gwanmu Lee | - |
dc.contributor.author | Hojoon Yi | - |
dc.contributor.author | Wonkil Sakong | - |
dc.contributor.author | Seong Chu Lim | - |
dc.contributor.author | Yoojoo Yun | - |
dc.contributor.author | Jinbao Jiang | - |
dc.contributor.author | Joonggyu Kim | - |
dc.contributor.author | Min-Kyu Joo | - |
dc.contributor.author | Dongseok Suh | - |
dc.contributor.author | Hamza Zad Gul | - |
dc.date.available | 2019-11-28T07:14:33Z | - |
dc.date.created | 2019-09-24 | - |
dc.date.issued | 2019-08 | - |
dc.identifier.issn | 1944-8244 | - |
dc.identifier.uri | https://pr.ibs.re.kr/handle/8788114/6615 | - |
dc.description.abstract | © 2019 American Chemical Society.The transport behaviors of MoS2 field-effect transistors (FETs) with various channel thicknesses are studied. In a 12 nm thick MoS2 FET, a typical switching behavior is observed with an Ion/Ioff ratio of 106. However, in 70 nm thick MoS2 FETs, the gating effect weakens with a large off-current, resulting from the screening of the gate field by the carriers formed through the ionization of S vacancies at 300 K. Hence, when the latter is dual-gated, two independent conductions develop with different threshold voltage (VTH) and field-effect mobility (μFE) values. When the temperature is lowered for the latter, both the ionization of S vacancies and the gate-field screening reduce, which revives the strong Ion/Ioff ratio and merges the two separate channels into one. Thus, only one each of VTH and μFE are seen from the thick MoS2 FET when the temperature is less than 80 K. The change of the number of conduction channels is attributed to the ionization of S vacancies, which leads to a temperature-dependent intra- and interlayer conductance and the attenuation of the electrostatic gate field. The defect-related transport behavior of thick MoS2 enables us to propose a new device structure that can be further developed to a vertical inverter inside a single MoS2 flake | - |
dc.language | 영어 | - |
dc.publisher | AMER CHEMICAL SOC | - |
dc.subject | dual-gated transistor | - |
dc.subject | interlayer coupling | - |
dc.subject | MoS2 | - |
dc.subject | S vacancies | - |
dc.subject | temperature-dependent gate-field attenuation | - |
dc.title | Temperature-Dependent Opacity of the Gate Field Inside MoS2 Field-Effect Transistors | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.identifier.wosid | 000481567100048 | - |
dc.identifier.scopusid | 2-s2.0-85070880929 | - |
dc.identifier.rimsid | 69644 | - |
dc.contributor.affiliatedAuthor | Seong Chu Lim | - |
dc.identifier.doi | 10.1021/acsami.9b06715 | - |
dc.identifier.bibliographicCitation | ACS APPLIED MATERIALS & INTERFACES, v.11, no.32, pp.29022 - 29028 | - |
dc.relation.isPartOf | ACS APPLIED MATERIALS & INTERFACES | - |
dc.citation.title | ACS APPLIED MATERIALS & INTERFACES | - |
dc.citation.volume | 11 | - |
dc.citation.number | 32 | - |
dc.citation.startPage | 29022 | - |
dc.citation.endPage | 29028 | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | dual-gated transistor | - |
dc.subject.keywordAuthor | interlayer coupling | - |
dc.subject.keywordAuthor | MoS2 | - |
dc.subject.keywordAuthor | S vacancies | - |
dc.subject.keywordAuthor | temperature-dependent gate-field attenuation | - |