BROWSE

Related Scientist

cinap's photo.

cinap
나노구조물리연구단
more info

ITEM VIEW & DOWNLOAD

Reduced interfacial fluctuation leading enhanced mobility in a monolayer MoS2 DG FET under low vertical electric field

DC Field Value Language
dc.contributor.authorHyunjin Ji-
dc.contributor.authorHojoon Yi-
dc.contributor.authorSakong Wonkil-
dc.contributor.authorHyun Kim-
dc.contributor.authorSeong Chu Lim-
dc.date.available2019-09-25T07:24:17Z-
dc.date.created2019-07-23-
dc.date.issued2019-08-
dc.identifier.issn0957-4484-
dc.identifier.urihttps://pr.ibs.re.kr/handle/8788114/6125-
dc.description.abstractCompared to the silicon device whose performance is severely degraded due to the pin-holes and channel inactive space when the channel thickness is less than 1 nm, despite monolayer transition-metal dichalcogenides being the most stable structure to be used as a two-dimensional semiconductor material, precise analysis of the double-gate (DG) field-effect transistor (FET) device structure has hardly been performed thus far. Hence, we analyzed the device operation characteristics of single-gate and DG sweeps in a monolayer MoS2 DG FET structure, where the interfacial carrier behavior is distinguished from both gates by the different gate dielectric materials at the top and bottom. The synchronized DG sweep operation with biasing of V-TG and V-BG (=10 V-TG) increased the carrier mobility by a factor of 4.85 compared with the independent DG sweep. Direct-current analysis and low-frequency noise modeling indicate that the device performance improves under equivalent gate voltages from both sides, because the device operates in a low vertical electric field and the interfacial carrier fluctuation effect is significantly reduced. © 2019 IOP Publishing Ltd Printed in the UK-
dc.description.uri1-
dc.language영어-
dc.publisherIOP PUBLISHING LTD-
dc.subjectMoS2-
dc.subjectdouble-gate modulation-
dc.subjectlow vertical electric field-
dc.subjectreduced interfacial fluctuation-
dc.subjectenhanced carrier mobility-
dc.titleReduced interfacial fluctuation leading enhanced mobility in a monolayer MoS2 DG FET under low vertical electric field-
dc.typeArticle-
dc.type.rimsART-
dc.identifier.wosid000470746200001-
dc.identifier.scopusid2-s2.0-85069483203-
dc.identifier.rimsid69051-
dc.contributor.affiliatedAuthorHyun Kim-
dc.identifier.doi10.1088/1361-6528/ab1f36-
dc.identifier.bibliographicCitationNANOTECHNOLOGY, v.30, no.34, pp.345206-
dc.citation.titleNANOTECHNOLOGY-
dc.citation.volume30-
dc.citation.number34-
dc.citation.startPage345206-
dc.description.journalClass1-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.subject.keywordPlusLOW-FREQUENCY NOISE-
dc.subject.keywordPlusEFFECT TRANSISTORS-
dc.subject.keywordPlusGATE-
dc.subject.keywordPlusIMPACT-
dc.subject.keywordAuthorMoS2-
dc.subject.keywordAuthordouble-gate modulation-
dc.subject.keywordAuthorlow vertical electric field-
dc.subject.keywordAuthorreduced interfacial fluctuation-
dc.subject.keywordAuthorenhanced carrier mobility-
Appears in Collections:
Center for Integrated Nanostructure Physics(나노구조물리 연구단) > 1. Journal Papers (저널논문)
Files in This Item:
Reduced interfacial_Nanotechnology_Seong Chu Lim.pdfDownload

qrcode

  • facebook

    twitter

  • Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
해당 아이템을 이메일로 공유하기 원하시면 인증을 거치시기 바랍니다.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Browse