Stretchable carbon nanotube charge-trap floating-gate memory and logic devices for wearable electronics
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Donghee Son | - |
dc.contributor.author | Ja Hoon Koo | - |
dc.contributor.author | Jun-Kyul Song | - |
dc.contributor.author | Jaemin Kim | - |
dc.contributor.author | Mincheol Lee | - |
dc.contributor.author | Hyung Joon Shim | - |
dc.contributor.author | Minjoon Park | - |
dc.contributor.author | Lee M. | - |
dc.contributor.author | Kim J.H. | - |
dc.contributor.author | Dae-Hyeong Kim | - |
dc.date.available | 2016-01-07T09:14:13Z | - |
dc.date.created | 2015-07-06 | - |
dc.date.issued | 2015-04 | - |
dc.identifier.issn | 1936-0851 | - |
dc.identifier.uri | https://pr.ibs.re.kr/handle/8788114/2056 | - |
dc.description.abstract | Electronics for wearable applications require soft, flexible, and stretchable materials and designs to overcome the mechanical mismatch between the human body and devices. A key requirement for such wearable electronics is reliable operation with high performance and robustness during various deformations induced by motions. Here, we present materials and device design strategies for the core elements of wearable electronics, such as transistors, charge-trap floating-gate memory units, and various logic gates, with stretchable form factors. The use of semiconducting carbon nanotube networks designed for integration with charge traps and ultrathin dielectric layers meets the performance requirements as well as reliability, proven by detailed material and electrical characterizations using statistics. Serpentine interconnections and neutral mechanical plane layouts further enhance the deformability required for skin-based systems. Repetitive stretching tests and studies in mechanics corroborate the validity of the current approaches. © 2015 American Chemical Society | - |
dc.description.uri | 1 | - |
dc.language | 영어 | - |
dc.publisher | AMER CHEMICAL SOC | - |
dc.subject | carbon nanotubes . charge-trap floating-gate memory . logic gates . stretchable electronics . wearable electronics | - |
dc.title | Stretchable carbon nanotube charge-trap floating-gate memory and logic devices for wearable electronics | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.identifier.wosid | 000355383000096 | - |
dc.identifier.scopusid | 2-s2.0-84930642396 | - |
dc.identifier.rimsid | 20584 | - |
dc.date.tcdate | 2018-10-01 | - |
dc.contributor.affiliatedAuthor | Donghee Son | - |
dc.contributor.affiliatedAuthor | Ja Hoon Koo | - |
dc.contributor.affiliatedAuthor | Jun-Kyul Song | - |
dc.contributor.affiliatedAuthor | Jaemin Kim | - |
dc.contributor.affiliatedAuthor | Mincheol Lee | - |
dc.contributor.affiliatedAuthor | Hyung Joon Shim | - |
dc.contributor.affiliatedAuthor | Minjoon Park | - |
dc.contributor.affiliatedAuthor | Dae-Hyeong Kim | - |
dc.identifier.doi | 10.1021/acsnano.5b01848 | - |
dc.identifier.bibliographicCitation | ACS NANO, v.9, no.5, pp.5585 - 5593 | - |
dc.citation.title | ACS NANO | - |
dc.citation.volume | 9 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 5585 | - |
dc.citation.endPage | 5593 | - |
dc.date.scptcdate | 2018-10-01 | - |
dc.description.wostc | 47 | - |
dc.description.scptc | 49 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | carbon nanotubes | - |
dc.subject.keywordAuthor | charge-trap floating-gate memory | - |
dc.subject.keywordAuthor | logic gates | - |
dc.subject.keywordAuthor | stretchable electronics | - |
dc.subject.keywordAuthor | wearable electronics | - |